A 40-Gb/s Integrated Clock and Data Recovery Circuit in a 50-GHz Silicon Bipolar Technology
نویسندگان
چکیده
Clock and data recovery (CDR) circuits are key electronic components in future optical broadband communication systems. In this paper, we present a 40-Gb/s integrated CDR circuit applying a phase-locked loop technique. The IC has been fabricated in a 50-GHz f T self-aligned double-polysilicon bipolar technology using only production-like process steps. The achieved data rate is a record value for silicon and comparable with the best results for this type of circuit realized in SiGe and III–V technologies.
منابع مشابه
A 56 Gb/s Analog PLL for Clock Recovery
We report on a clock-recovery circuit employing a phase locked loop (PLL) at 56.88 Gb/s demonstrated by locking to a 28.44 GHz sinosoidal signal while two additional circuits with adapted on-chip passive components locked to 29 Gb/s and 39 Gb/s pseudorandom bit sequences. To our knowledge, this is the first demonstration of an integrated PLL IC for clock recovery at a data rate well beyond 40 G...
متن کاملSiGe BiCMOS PAM-4 Clock and Data Recovery Circuit for High-Speed Serial Communications
A multilevel clock and data recovery (CDR) circuit for highspeed serial data transmission was designed using the IBM 6HP 0.25 μm SiGe BiCMOS process technology. The circuit extracts the clock from a 32 Gb/s 4-level pulse amplitude modulated (PAM-4) input signal and outputs four channels of retimed NRZ data at 8 Gb/s per channel. The CDR design incorporates a PAM-4 to 2-bit-binary converter, a p...
متن کاملBiCMOS integrated circuits for high - speed serial
Considerable progress has been made in integrating multi-Gb/s functions into silicon chips for dataand telecommunication applications. This paper reviews the key requirements for implementing such functions in monolithic form and describes their implementation in the IBM SiGe BiCMOS technology. Aspects focused on are the integration of 10 –13-Gb/s serializer/deserializer chips with subpicosecon...
متن کاملAdvances in Radio Science 10 Gb/s Bang-Bang Clock and Data Recovery (CDR) for optical transmission systems
A Bang-Bang Clock-Data Recovery (CDR) for 10 Gb/s optical transmission systems is presented. A direct modulated architecture is used for the design. Its loop characteristics can be derived using an analogy to 61 theory. The circuit was produced and measured in a commercial 0.25μm BiCMOS technology with a transition frequency fT=70 GHz.
متن کاملHighly Integrated InP HBT Optical Receivers - Solid-State Circuits, IEEE Journal of
This paper presents two highly integrated receiver circuits fabricated in InP heterojunction bipolar transistor (HBT) technology operating at up to 2.5 and 7.5 Gb/s, respectively. The first IC is a generic digital receiver circuit with CMOS-compatible outputs. It integrates monolithically an automatic-gain-control amplifier, a digital clock and data recovery circuit, and a 1 : 8 demultiplexer, ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999